DRIFT CHAMBER TRACKING WITH A VLSI NEURAL NETWORK
نویسندگان
چکیده
منابع مشابه
Drift Chamber Tracking with a Vlsi Neural Network
Government nor any agency thereof, nor any of their employees, makes any warranty, ezpress or implied, 07 assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any information, apparatus, product, OP process disclosed, or represents that its use would not infringe privately owned rights. Reference herein to any specific commercial product, process, or se...
متن کاملVLSI Architecture for Neural Network
In this paper a hardware implementation of an artificial neural network on Field Programmable Gate Arrays (FPGA) is presented. For the neural network based instrument prototype in real time application, conventional specific VLSI neural chip design suffers the limitation in time and cost. With the low precision artificial neural network (ANN) design, FPGAs have higher speed and smaller size for...
متن کاملVLSI Implementation of Neural Network
This paper proposes a novel approach for an optimal multi-objective optimization for VLSI implementation of Artificial Neural Network (ANN) which is area-power-speed efficient and has high degree of accuracy and dynamic range. A VLSI implementation of feed forward neural network in floating point arithmetic IEEE-754 single precision 32 bit format is presented that makes the use of digital weigh...
متن کاملA VLSI Neural Network for Color Constancy
A system for color correction has been designed, built, and tested successfully; the essential components are three custom chips built using subthreshold analog CMOS VLSI. The system, based on Land's Retinex theory of color constancy, produces colors similar in many respects to those produced by the visual system. Resistive grids implemented in analog VLSI perform the smoothing operation centra...
متن کاملA Reconfigurable Analog VLSI Neural Network Chip
Hans Peter Graf AT&T Bell Laboratories Holmdel, NJ 07733 USA 1024 distributed-neuron synapses have been integrated in an active area of 6.1mm x 3.3mm using a 0.9p.m, double-metal, single-poly, n-well CMOS technology. The distributed-neuron synapses are arranged in blocks of 16, which we call '4 x 4 tiles'. Switch matrices are interleaved between each of these tiles to provide programmability of...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Neural Systems
سال: 1992
ISSN: 0129-0657,1793-6462
DOI: 10.1142/s0129065792000632